This paper presents a detailed theoretical analysis and performance assessment of the capacitor voltage balancing strategies for staircase modulated modular multilevel converters (MMC) in terms of the algorithm structures, voltage balancing effect, and switching frequency. A constant-frequency redundancy selection (CFRS) method with minimal switching loss is proposed and the function realization of specific modules of the algorithm is given. This method is simple and efficient in both switching frequency and regulation capacity. Laboratory results show very good agreement with the theoretical analysis and numerical simulations.
I. INTRODUCTION
The modular multilevel converter (MMC) is a newly devloped and promising power electronic topology due to its remarkable features [1] - [12] . Since this innovative topology was first presented in 2003 [1] , [2] , it has been catching the attention of the academic and industrial communities [7] . With the rapid development of the manufacturing and control techniques of high-voltage high-power semiconductors, MMC based high-voltage direct current (HVDC) transmission systems have witnessed a great-leap-forward in the growth in many engineering practices [13] , [14] . Furthermore, scholars and professionals around the world have achieved fruitful results form research of the theories and applications of MMC [3] - [12] .
In the field of high-voltage high-power electric power conversion applications, the switching loss and output waveform quality are commonly regarded as the key performance indicators of the power electronics converter. In addition, the switching loss becomes a serious issue in high-power converters [15] . The fundamental frequency modulation technique, also known as the staircase modulation technique, is shown to be a feasible solution to address this problem [15] - [17] , and it has grown up into one of the important research trends of MMC [8] , [9] , [12] .
However, when using the staircase modulation technique, there is an inherent difficulty in capacitor voltage regulation. The staircase modulation, due to its lower switching frequency, has a slower dynamic response speed in terms of voltage regulation than the carrier modulation [4] , [6] and space vector modulation (SVM) [2] , [3] .
In [18] the capacitor voltage of the power unit was compared with the theoretical values using the closed-loop feedback control. Then the phase of the output voltage of each power unit was calibrated according to the proportional-integral (PI) converter to change the received or delivered active power of each power unit in the cascaded H-bridge converter, achieving capacitor voltage balance. In the closed-loop feedback method it is required that the arm currents contain only the fundamental component, but the dc and secondary components cannot be neglected in the arm currents of the MMC [11] . Thus, for the issues of voltage regulation in MMC, the method in [18] can not be adopted directly. The authors of [12] proposed a switching mode to maintain the stability of the stored capacitor energy in each sub-module (SM) during multiple fundamental frequency cycles. This enables MMC to run under the condition of non-voltage feedback. Nevertheless, the stored energy balance of the capacitor of the sub-module depends on the load type and running status of the MMC. In addition, the dynamic regulation speed is still a challenge. Capacitor voltage balance control strategies, such as switching sequence rotation [19] [20] and redundancy selection [17, [21] [22] , are utilized in previous studies but no clear criteria for the feasibility or algorithm structures have been explored. In addition, the applicability of these two strategies in staircase modulated MMC remains to be seen. Moreover, another important matter that needs to be addressed is the contradiction between the effects of capacitor voltage balancing and the converter switching frequency.
The objective of this paper is to explore a reliable capacitor voltage balancing strategy for staircase modulated MMC with an optimized switching frequency. To mitigate the reckless rise of the switching frequency of the MMC, the redundancy selection method has been modified by adding a timing comparator to the feedback loop. The working mechanism, hardware realization, and control performance of the proposed control method are analyzed in detail. The correctness of theoretical analysis and the comparative study are verified through simulations and experimental results. This paper is organized as follows. Section II describes the MMC system configuration and the operation principles of the staircase modulation. Then, the capacitor voltage balancing strategy is explained in Section III. Section IV provides simulation studies of the voltage balancing control methods which are carried out in the Matlab/Simulink environment. Experimental results conducted on a small-scale prototype are included in Section V. Finally, concluding remarks are drawn in Section VI.
II. PRINCIPLE AND ANALYSIS OF THE STAIRCASE MODULATION IN MMC
The main circuit of a MMC is connected with half bridge inverters in series, and its basic topology is shown in Fig. 1 . In the Figure, the inductor L is used to provide some buffering against arm current spikes and to restrict the internal circulating currents in the MMC during normal operation. The internal structures of all SMs are uniform. In each SM, T 1 and T 2 are switch units composed of fully controlled power electronic devices (usually IGBTs or MOSFETs) and an anti-parallel diode. T 1 represents the upper switch, T 2 represents the lower switch, and C SM denotes the dc capacitor which provides a stable dc voltage for an individual SM to ensure normal operation. Both the upper and lower arms of each phase contain n SMs. For convenience, S i (i = 1~2n) is defined as the switching signal of the sub-module SM k,i in phase k (k = a, or b, or c). Then each module has the following equivalence relation: 
S =1 T on and T off S =0
T off and T on
Considering the circulating current suppression and controllability of the capacitor voltage balance, the N+1 level modulation mode [10] is adopted in this paper. In this mode, the SM switching signals of the lower arm are complementary to those of the upper arm, i.e. Fig. 2 shows a diagram of the staircase modulation for a single-phase five-level MMC (n=4). S 1~S 4 represent the switching signals of the four SMs on the upper arm of the a-phase from top to bottom, respectively. The shaded area means that the SM is switched on while the non-shaded area implies that the corresponding SM is bypassed. It should be pointed out that the switching signals of the SM on the lower arm are exactly the same as those of the upper, except that they are half a fundamental cycle lagging, which is not the arm current is positive, and declines only when its sign turns negative. When S 1 =0, the capacitor voltage remains unchanged regardless of the changing arm current. 
The phase voltage v ao shown in Fig. 2 can be expressed by the Fourier series as follows [15] :
where m represents the harmonic order, and θ s represents the s th switching angle of the staircase waveform. All of the switching angles satisfy the following restricted condition:
If V 1 is defined as the fundamental component amplitude of the desired output phase voltage v ao and M i represents the converter modulation index, then the following relations can be derived:
The switching angles equations can be obtained from (3) and (5) as:
By solving the switching angle equation in (6), the switching sequences of the staircase modulated MMC can be developed naturally. Fig. 4 shows the curves of the switching angles versus the modulation indexes. The switching angles are calculated by using the Newton-Raphson method [23] .
III. CAPACITOR VOLTAGE REGULATION SCHEMES
Capacitor voltage balancing control is one of the challenging issues in the research of MMC. There are many reasons for imbalances, including both inconsistent circuit parameters and various working statuses. The former is mainly reflected in discrepancies of the parasitic parameters of the switching devices, the switching loss, the shunt loss of the SM, and the delay of the gate signals [24] [25] . The latter mainly refers to the unequal charging and discharging of the capacitor, which is caused by the variable switching time intervals of the SMs.
A. Switching Sequence Rotation Method
The capacitor voltage balance cannot be guaranteed if the fixed switching sequences displayed in Fig. 2 have been repeating constantly in each fundamental cycle. Since the switching sequences are ideal, this might result in deviations of the normal operation statuses.
The switching sequence rotation method provides a relatively simple solution for capacitor voltage imbalances, and its realization process is shown in Fig. 5 . The pulse width modulation (PWM) signals are generated by rotating the operation of the fixed switching sequences. The switching sequences for an arbitrary modulation index are obtained through the subsystem links of a look-up table and mapping. Meanwhile, the rotation subsystem is controlled by an external fundamental frequency (50Hz) clock.
At a fixed interval of time the algorithm makes the SMs hold certain switching sequences in each fundamental cycle. Usually, the switching sequences rotate once every fundamental cycle, and are illustrated in Fig. 6 . Fig. 6 (a) shows the switching sequence distribution of the four SMs on the upper arm in the first cycle. Only the case of the four upper arm SMs is given here since the PWM signals of the upper and lower arms are mutually complementary. In the next three cycles, the switching sequences are shown in Fig. 6  (b) , (c), and (d), respectively. After handling the rotation process, all of the SMs have the same basic switching statuses in multiples of the four fundamental cycles. Therefore, the capacitor voltages of the SMs are theoretically balanced [19] [20] . It is clear from the illustrations in Table I that outputting different voltage levels only depends on the corresponding number of switched on SMs, provided that the capacitor voltages are kept constant. This indicates that there is redundancy in the switching states [26] [27] . Fig. 7 shows an example of all the existing redundant states for a three-level MMC. A total of four redundancy states are shown when the zero level is output. The number of redundancy states R can be calculated by multiplying two combinatorial numbers, as described below.
B. Proposed Control Scheme for Voltage Balancing
Analysis shows that the capacitor voltage balancing can be solved by rearranging the switching states while focusing on redundancies in synthesizing the desired output voltage [6, 21] . According to the rearranging principle, priority should be given to the SMs with higher voltages in case of discharging and the SM with a lower voltage has a greater chance of being charged. However, there is little literature available regarding the switching frequency of individual SMs in transitional redundant states, in particular with regard to the application of the staircase modulation strategy. In this paper, a modified control scheme hereafter referred to as the constant-frequency redundancy selection (CFRS) method is proposed.
The CFRS method is divided into three functional modules: sampling, sorting and logic output. Fig. 8 shows a block diagram of the proposed method. The capacitor voltage balancing strategy for the upper and lower arms involves the same functional modules. Therefore, only the control flow for the SMs on the upper arm is described in Fig. 8 . In order to reduce the switching frequency of the individual SMs and restrain unnecessary switching actions, the above three functional modules share a synchronous low frequency control clock. The steps for this technique are as follows: 1) N U is prepared in advance after treatment with look-up table and mapping operations. In addition, a real-time update of N U is offered for the logic output module.
2) The arm current and capacitor voltages are discretized using a common sample clock. It should be noted that the emphasis of the CFRS method is on accurate and efficient sorting. Therefore, it is necessary to reserve plenty of time for the controller to execute the time-consuming sorting algorithm. Fig. 9 shows the time sequence of the CFRS method in half a fundamental cycle. This method performs the sampling and logic output procedures at the beginning and the end of each sampling cycle, respectively. Meanwhile, the sorting procedure is completed between them on the timeline. In Fig. 9 , the sampling frequency f s (=1/T s ) is 400Hz. This means that the CFRS method runs 8(=400/50) times in each fundamental cycle. It is clear that as a result of a greater sampling frequency the balancing effect will be improved, on account of the shorter response delay.
IV. SIMULATION RESULTS
To verify the effectiveness of the proposed method and to compare the performances of the different algorithms on the capability of the voltage regulation, simulations have been carried out with a three-phase five-level MMC with the staircase modulation strategy. The detailed circuit parameters are shown in Table II . Fig. 10 shows the comparison results of the steady-state capacitor voltage balancing effect with two control strategies. Fig. 10 (a) presents the steady-state behavior employing the switching sequence rotation method. Fig. 10 (b) and (c) display the balancing effects using the CFRS method with sampling frequencies f s of 50Hz and 200Hz, respectively. As can be seen from the figures, the capacitor voltage ripple of the switching sequence rotation method at the steady state is relatively small, and the algorithm presents a periodic pattern due to its own characteristics. As for the CFRS method, the capacitor voltage imbalance is improved as the sampling frequency is increased. from Fig. 11 . The simulations reveal that both the switching sequence rotation method and the CFRS method have roughly the same capabilities in resisting external light interference.
To simulate the imbalance phenomenon caused by the parameter drifting of individual SMs during the running of the MMC, a discharge resistance of 100Ω was parallel connected to the sub-module SM a,1 , while keeping the rest of the SMs unaltered. The resistance is connected at 1s of the simulation time and is removed at 2s. Fig. 12 shows the variation curves of the capacitor voltages on the upper arm with the two different balancing methods. As can be seen from the figure, the voltage offsets, regulated by the switching sequence rotation method, gradually increase with the internal disturbance and cannot be restore even if the disturbance is removed. The CFRS method with a sampling frequency of 200Hz can compensate for the changes of the equivalent power loss of the abnormally working SMs, and it can enable a balance between the charging and discharging of each SM. Therefore, the disturbance has little influence on the capacitor voltage balancing effect. Fig. 13 shows a comparison of the switching pulses of the sub-module SM a,1 with the same initial conditions when the capacitor voltage transits from the transient-state to the steady-state. As shown in the figure, for the switching sequence rotation method, the switching pulse appears repetitively in every four fundamental cycles. Under the same conditions, the CFRS method allows the capacitor voltage to enter into the steady-state faster. In addition, in the transient-state the switching frequency is high, but in the steady-state the switching frequency decreases while the duty cycle remains irregular.
V. EXPERIMENTAL RESULTS
In order to verify the simulation and analytical results, a hardware prototype of the system was developed. In the experiments, the dc bus is fed by a 200-V dc source and two 4.7-mF capacitors are connected in series to the dc bus to construct the neutral point. The voltage of each SM capacitor is set to 50 V. The staircase modulation strategy has been implemented on the three-phase five-level MMC system. The complete system is controlled by a dSPACE DS1103 board to carry out the algorithm execution and the real-time control, as shown in Fig. 14 . To compare the experiment results with the previous MATLAB simulations, the circuit parameters used in the experiments are identical to those used in the simulations. Fig. 16(a) . Fig. 16(b) and (c) show the steady-state experimental waveforms of the capacitor voltages with the CFRS method at sampling frequencies of 50Hz and 200Hz, respectively. It can be seen that the voltage imbalance is improved by turning up the sampling frequency. Fig. 16(d) shows the transient-state performance of the capacitor voltages during the transition from the switching sequence rotation configuration to the CFRS configuration with a sampling frequency of 200Hz. During the switching sequence rotation configuration, an imbalance occurs when an external resistance of 100Ω was parallel connected to the sub-module SM a,1 . However, the capacitor voltages are gradually adjusted to the normal range within 10 fundamental cycles when the CFRS method takes action. As can be seen from Fig. 16 , in the steady-state the control effect of the switching sequence rotation method is better than that of the CFRS method both in terms of stability and regularity. However, it lacks reliable regulation capacity, which affects the control effect in the transient-state. On the other hand, the CFRS method has a disturbance-recovery ability in the presence of the disturbance. Fig.17 is an extreme example, which is intended to validate the associations among the capacitor voltages, the switching signals, and the arm currents. In this experiment, the CFRS method at a sampling frequency of 50Hz is adopted. The processes of charging and discharging, as seen in Fig. 17(b) , coincide with the theoretical analysis. Fig. 18 shows the steady-state output voltages of two SMs on the upper arm of the a-phase under the different balancing control strategies. According to the principle of the MMC, the changes of the switching frequency of individual SMs can be observed indirectly through the measurement of v SM1 and v SM2 . As can be seen from Fig. 18 , the equivalent switching frequency of the SMs, controlled by the switching sequence rotation method, is fixed, while that of the CFRS method is not constant. In addition, it is slightly higher than the former during the steady-state, and the maximum limit of the CFRS method is near to its sampling frequency.
VI. CONCLUSIONS
This paper presents a comprehensive analysis and experimental evaluation of the staircase modulation techniques for the implementation of the capacitor voltage balance control in MMC systems. The operation principle and implementation details of the capacitor voltage regulation methods are examined. This paper also presents a constant-frequency redundancy selection method to restrict the excessive rise in the switching frequency for the whole converter, and to offer the possibility of low switching losses and a low computation burden on the processor. The simulations and hardware implementation of a three-phase five-level MMC are carried out to evaluate the theory. The simulation and experimental results show that the steady-state performance of the switching sequence rotation method is excellent, while the constant-frequency redundancy selection method exhibits a strong ability in terms of transient regulation, which results in good practicality and reliability.
